跳至主要内容

博文

目前显示的是标签为“FPGA”的博文

Design and Implementation of Low-Pass, High-Pass and Band-Pass Finite Impulse Response (FIR) Filters Using FPGA

Read  full  paper  at: http://www.scirp.org/journal/PaperInformation.aspx?PaperID=54118#.VO2HqSzQrzE Author(s)  Emmanuel S. Kolawole * , Warsame H. Ali , Penrose Cofie , John Fuller , C. Tolliver , Pamela Obiomon Affiliation(s) Department of Electrical and Computer Engineering, Prairie View A&M University, Prairie View, USA . ABSTRACT This paper presents the design and implementation of a low-pass, high-pass and a hand-pass Finite Impulse Response (FIR) Filter using SPARTAN-6 Field Programmable Gate Array (FPGA) device. The filter performance is tested using Filter Design and Analysis (FDA) and FIR tools from Mathworks. The FDA Tool is used to define the filter order and coefficients, and the FIR tool is used for Simulink simulation. The FPGA implementation is carried out using Spartan-6 LX75T-3FGG676C for different filter specifications and simulated with the help of Xilinx ISE (Integrated Software Environment). System Generator ISE...

A Novel Signal Processing Coprocessor for n-Dimensional Geometric Algebra Applications

Read full paper at: http://www.scirp.org/journal/PaperInformation.aspx?PaperID=50733#.VEm2ZFfHRK0 Author(s)   Biswajit Mishra 1 , Mittu Kochery 2 , Peter Wilson 3 , Reuben Wilcock 3 Affiliation(s) 1 VLSI & Embedded Research Lab, Dhirubhai Ambani Institute of Information and Communication Technology (DAIICT), Gandhinagar, India . 2 Advanced RISC Machines Ltd. (ARM), Cambridge, UK . 3 School of Electronics and Computer Science, University of Southampton, Southampton, UK . ABSTRACT This paper provides an implementation of a novel signal processing co-processor using a Geometric Algebra technique tailored for fast and complex geometric calculations in multiple dimensions. This is the first hardware imp...